 | Listen Now: |
| CS47048 Audio DSP Podcast | |
 | Subscribe |
Hide  Related Documents
Hide Design Resources
| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
The CS470xx family is a new generation of audio system-on-a chip (ASOC) processors targeted at high fidelity, cost sensitive designs. Starting with the single-core 32-bit audio DSP engine from the highly successful CS485xx family 32-bit, the CS470xx family further simplifies system design and reduces total system cost by integrating the S/PDIF Rx, 2 S/PDIF Tx, dual stereo analog inputs – one with 5:1 stereo input mux, up to 8 analog outputs, and up to 20 channels of hardware SRCs to simplify system design. For example, a hardware SRC can down-sample a 192kHz S/PDIF stream to a lower Fs to reduce memory and MIPS requirements for processing. This integration effectively reduces an equivalent system chip count (using the CS47048 device) from 16 to 1 which clearly allows for much smaller, less expensive board designs. |
|
| Processor | Speed (MIPS) | Car Audio DSPs | General Audio DSPs | Resolution (bits) | Dynamic Range (dB) | Channels | Package |
|---|---|---|---|---|---|---|---|
| CS47024 | |||||||
| Single 32-bit | 150 | CS47024C-DQZ | CS47024C-CQZ | 24 | 108 DAC; 105 ADC |
4 D/A; 2 A/D |
100 LQFP |
| CS47028 | |||||||
| Single 32-bit | 150 | CS47028C-DQZ | CS47028C-CQZ | 24 | 108 DAC; 105 ADC |
8 D/A; 2 A/D |
100 LQFP |
| CS47048 | |||||||
| Single 32-bit | 150 | CS47048C-DQZ | CS47048C-CQZ | 24 | 108 DAC; 105 ADC |
8 D/A; 4 A/D |
100 LQFP |
| Note: | |||||||
|
CS470xx are tiny, cost effective, mega-performance PCM processors with integrated CODEC targeted for mini-systems, DVD receivers, speakerbars, car audio, DTVs | |||||||
The CS470xx family is a new generation of audio system-on-a chip (ASOC) processors targeted at high fidelity, cost sensitive designs. Starting with the single-core 32-bit audio DSP engine from the highly successful CS485xx family 32-bit, the CS470xx family further simplifies system design and reduces total system cost by integrating the S/PDIF Rx, 2 S/PDIF Tx, dual stereo analog inputs – one with 5:1 stereo input mux, up to 8 analog outputs, and up to 20 channels of hardware SRCs to simplify system design. For example, a hardware SRC can down-sample a 192kHz S/PDIF stream to a lower Fs to reduce memory and MIPS requirements for processing. This integration effectively reduces an equivalent system chip count (using the CS47048 device) from 16 to 1 which clearly allows for much smaller, less expensive board designs.
|
|
| |
|
